Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-um CMOS

  • Jiren Yuan
  • Christer Svensson
Publiceringsår: 1994
Språk: Engelska
Sidor: 866-872
Publikation/Tidskrift/Serie: IEEE Journal of Solid-State Circuits
Volym: 29
Nummer: 8
Dokumenttyp: Artikel i tidskrift
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


A 10-bit 5-MS/s successive approximation ADC cell and a 70-MS/s parallel ADC array based on this cell, designed and fabricated in a 1.2-?m CMOS process, are presented. The ADC cell was designed to have an input bandwidth of more than 35 MHz and a sampling time of 14 nS at a clock rate of 70 MHz. The parallel ADC array consists of 14 such cells which are timed in one clock cycle skew successively in order to obtain digitized data every clock cycle. A two-step principle based on unsymmetrical dual-capacitor charge-redistribution-coupling has been used. With the help of a reset function, the comparator presents a fast response to the successive comparison. Each successive approximation ADC cell occupies an area of 0.6 mm2 and the core of the parallel ADC array occupies an area of 2.7×3.3 mm2. The power consumptions for the cell and the parallel ADC array are 18 mW and 267 mW respectively


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • SA-ADC
  • time-interleaving
  • parallel ADC


  • ISSN: 0018-9200

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen