Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

A coarse-grained dynamically reconfigurable architecture for digital signal processing

Publiceringsår: 2009
Språk: Engelska
Publikation/Tidskrift/Serie: 9th Swedish System-On-Chip Conference
Dokumenttyp: Konferensbidrag
Förlag: Swedish Chapter of IEEE Solid-State Circuits Society (SSCS)


This paper presents design and implementation of a coarse-grained reconfigurable architecture, targeting digital signal processing applications. The proposed architecture is constructed from a mesh of resource cells, containing the separated processing and memory elements that communicate via a hybrid interconnect network. Parameterizable design of resource cells enables flexible static mapping of arbitrary applications, and the feature of dynamic reconfigurability provides mapping possibilities during system run-time to adapt to the current operational and processing conditions. Functionality is demonstrated by mapping a radix 22 FFT processor reconfigurable between 32 and 1,024 points. Performance evaluation exhibits a great reconfigurability and execution time reduction when compared to an ordinary DSP solution.


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • DSP
  • CGRA


Swedish System-on-Chip Conference 2009 (SSoCC'09)
  • Digital ASIC-lup-obsolete

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen