Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

The Design and Optimization of SOC Test Solutions

Författare

Summary, in English

We propose an integrated technique for extensive optimization of the final test solution for System-on-Chip using Simulated Annealing. The produced results from the technique are a minimized test schedule fulfilling test conflicts under test power constraints and an optimized design of the test access mechanism. We have implemented the proposed algorithm and performed experiments with several benchmarks and industrial designs to show the usefulness and efficiency of our technique.

Publiceringsår

2001

Språk

Engelska

Sidor

523-530

Publikation/Tidskrift/Serie

[Host publication title missing]

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • system-on-chip
  • testing
  • test conflicts
  • optimized design
  • embedded systems

Conference name

IEEE/ACM International Conference on Computer Aided Design, ICCAD 2001

Conference date

2001-11-04 - 2001-11-08

Conference place

San Jose, CA, United States

Status

Published

ISBN/ISSN/Övrigt

  • ISSN: 1092-3152
  • ISBN: 0-7803-7247-6