Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

The Design and Optimization of SOC Test Solutions

Publiceringsår: 2001
Språk: Engelska
Sidor: 523-530
Publikation/Tidskrift/Serie: [Host publication title missing]
Dokumenttyp: Konferensbidrag
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


We propose an integrated technique for extensive optimization of the final test solution for System-on-Chip using Simulated Annealing. The produced results from the technique are a minimized test schedule fulfilling test conflicts under test power constraints and an optimized design of the test access mechanism. We have implemented the proposed algorithm and performed experiments with several benchmarks and industrial designs to show the usefulness and efficiency of our technique.


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • system-on-chip
  • testing
  • test conflicts
  • optimized design
  • embedded systems


IEEE/ACM International Conference on Computer Aided Design, ICCAD 2001
  • ISSN: 1092-3152
  • ISBN: 0-7803-7247-6

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen