Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

A 3.3V low-jitter frequency synthesizer applied to fast Ethernet transceiver

  • Ping Lu
  • Yan Wang
  • Lian Li
  • Juyan Ren
Publiceringsår: 2005
Språk: Engelska
Sidor: 431-434
Publikation/Tidskrift/Serie: [Host publication title missing]
Dokumenttyp: Konferensbidrag


A frequency synthesizer applied to 10/100 Base-T Ethernet transceiver is described. It can work in 10Mbps or 100Mbps mode adaptively and convert from one mode to another freely. The circuit can meet both requirements of transmitter on rising/falling time and receiver on CDR so that the additional power and area are saved. Under some testing circumstance, G of voltage control oscillator jittercycle-cycle is only 22ps with G of reference clock jittercycle-cycle 25ps (Herzel and Razavi, 1997). The testing result proves that the frequency synthesizer has good processing stability and rejection to noises. It works well for transmitter and receiver. The circuit is designed with SMIC 0.35μm standard CMOS technology and the power supply is 3.3V.


  • Electrical Engineering, Electronic Engineering, Information Engineering


The 6th International Conference on ASIC, ASICON 2005
  • ISBN: 0-7803-9210-8

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen