Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

Hardware accelerator design for video segmentation with multi-modal background modelling

Publiceringsår: 2005
Språk: Engelska
Sidor: 1142-1145
Publikation/Tidskrift/Serie: IEEE International Symposium on Circuits and Systems (ISCAS)
Dokumenttyp: Konferensbidrag
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


Among many of the algorithms for video segmentation, one based on a statistical background model (Stauffer, C. and Grimson, W., Proc. IEEE Conf. Computer Vision and Pattern Recognition, 1999) was developed with the unique feature of robustness in multi-modal background scenarios. However, with a large number of calculations due to the pixel-wise processing of each frame, such an algorithm could only achieve a low frame rate, far from real-time requirements, on computers. A hardware accelerator is proposed, with a dedicated architecture aimed at addressing both computation and memory bandwidth demands. The whole system is targeted to an FPGA platform, which serves as a real-time test bench where long term effects caused by fixed point quantization and various parameter settings can be studied. Meanwhile, memory bandwidth as well as memory size are investigated, and reduction by up to 60 percent, through similarity exploitation for neighboring Gaussian parameters, is envisioned. Furthermore, a controller synthesis tool is used to relieve the effort for the manual design of the complex control unit which schedules the operations of the whole system


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • similarity
  • video segmentation
  • hardware accelerator design
  • multi-modal background modelling
  • statistical background model
  • pixel-wise processing
  • computation demands
  • memory bandwidth demands
  • FPGA
  • fixed point quantization
  • real-time test bench
  • Gaussian distribution
  • scheduling
  • control unit
  • controller synthesis tool
  • Gaussian parameters


IEEE International Symposium on Circuits and Systems (ISCAS), 2005
  • ISBN: 0-7803-8834-8

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen