Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

FPGA implementation of controller-datapath pair in custom image processor design

In English

Författare

Summary, in English

In order to reduce the effort of the controller design in the customized image convolution processor, a controller synthesis tool is developed based on [9] to support the design flow from a system or algorithm specification to RTL level VHDL. Architecture extensions to basic FSMs structures are implemented with the purpose of optimizing controller design for area and power consumption. Together with controller implementation, a custom datapath architecture with three level memory hierarchies is developed aiming at a real-time power efficient image processing solution with low I/O bandwidth requirements. The complete design is prototyped on Xilinx Virtex 2 platform with comparable performance with that of TI C64x processor at only 2/15 of its clock frequency.

Publiceringsår

2004

Språk

Engelska

Sidor

141-144

Publikation/Tidskrift/Serie

Proceedings of the 2004 International Symposium on Circuits and Systems

Volym

5

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • Line memories
  • Image processors
  • Clock cycles
  • Image size

Conference name

IEEE International Symposium on Circuits and Systems (ISCAS), 2004

Conference date

2004-05-23 - 2004-05-26

Conference place

Vancouver, BC, Canada

Status

Published

ISBN/ISSN/Övrigt

  • ISSN: 0271-4310
  • ISSN: 2158-1525