Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

An arbitrarily skewable multiphase clock generator combining direct interpolation with phase error average

  • Yang Lixin
  • Jiren Yuan
Publiceringsår: 2003
Språk: Engelska
Sidor: 645-648
Publikation/Tidskrift/Serie: Proceedings - IEEE International Symposium on Circuits and Systems
Volym: 1
Dokumenttyp: Konferensbidrag
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


A multiphase clock generator based on direct phase interpolation is presented. No feedback loop is required. A simple phase interpolation architecture is proposed, in which the two phase-adjacent signals are interpolated by using a series of resistors via inverters' discharging or charging slopes to generate multiphase outputs in a single stage. A phase error averaging circuit is used to correct interphase errors. The multiphase clock generator has been fabricated in a standard 0.35 μm, 3.3 V CMOS process. The measured performance shows it can operate at the input clock frequencies from 300 MHz to 600 MHz and has the rms jitter of 6 ps at 500 MHz.


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • Multiphase clock generators


Proceedings of the 2003 IEEE International Symposium on Circuits and Systems
  • ISSN: 2158-1525
  • ISSN: 0271-4310

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen