Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

Design Automation for IEEE P1687

  • Farrokh Ghani Zadegan
  • Urban Ingelsson
  • Gunnar Carlsson
  • Erik Larsson
Publiceringsår: 2011
Språk: Engelska
Publikation/Tidskrift/Serie: 2011 Design, Automation & Test in Europe
Dokumenttyp: Konferensbidrag


The IEEE P1687 (IJTAG) standard proposal aimsat standardizing the access to embedded test and debug logic(instruments) via the JTAG TAP. P1687 specifies a componentcalled Segment Insertion Bit (SIB) which makes it possible toconstruct a multitude of alternative P1687 instrument accessnetworks for a given set of instruments. Finding the best accessnetwork with respect to instrument access time and the numberof SIBs is a time-consuming task in the absence of EDA support.This paper is the first to describe a P1687 design automationtool which constructs and optimizes P1687 networks. Our EDAtool, called PACT, considers the concurrent and sequential accessschedule types, and is demonstrated in experiments on industrialSOCs, reporting total access time and average access time.


  • Electrical Engineering, Electronic Engineering, Information Engineering


Design, Automation and Test in Europe (DATE 2011),
  • ISBN: 978-1-61284-208-0

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen