Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Low Power Optimization of Bit-Serial Digital Filters

In English

Författare

  • Pontus Åström
  • Peter Nilsson
  • Mats Torkelson

Summary, in English

A new approach to optimize full custom, fixed coefficient bit-serial filters aimed at high sample rate and low power consumption is presented. The idea is to trade the filter order with the coefficient length. To show the results two filters were designed and implemented, one as a minimum order filter and the other as a minimum coefficient filter. Measurements shows that a ten fold increase in sample rate can be obtained at half the power consumption

Publiceringsår

1997

Språk

Engelska

Sidor

229-232

Publikation/Tidskrift/Serie

Tenth Annual IEEE International ASIC Conference and Exhibit, 1997. Proceedings.

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

Tenth Annual IEEE International ASIC Conference and Exhibit (ASIC’97)

Conference date

1997-09-07 - 1997-09-10

Conference place

Portland, Oregon, United States

Status

Published

Forskningsgrupp

  • Elektronikkonstruktion

ISBN/ISSN/Övrigt

  • ISBN: 0-7803-4283-6