Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

Optimization and implementation of a Viterbi decoder under flexibility constraints

Publiceringsår: 2008
Språk: Engelska
Sidor: 2411-2422
Publikation/Tidskrift/Serie: IEEE Transactions on Circuits and Systems Part 1: Regular Papers
Volym: 55
Nummer: 8
Dokumenttyp: Artikel i tidskrift
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


This paper discusses the impact of flexibility when designing a Viterbi decoder for both convolutional and TCM codes. Different trade-offs have to be considered in choosing the right architecture for the processing blocks and the resulting hardware penalty is evaluated. We study the impact of symbol quantization that degrades performance and affects the wordlength of the rate-flexible trellis datapath. A radix-2-based architecture for this datapath relaxes the hardware requirements on the branch metric and survivor path blocks substantially. The cost of flexibility in terms of cell area and power consumption is explored by an investigation of synthesized designs that provide different transmission rates. Two designs are fabricated in a digital 0.13- $mu{hbox {m}}$ CMOS process. Based on post-layout simulations, a symbol baud rate of 168 Mbaud/s is achieved in TCM mode, equivalent to a maximum throughput of 840 Mbit/s using a 64-QAM constellation.


  • Electrical Engineering, Electronic Engineering, Information Engineering


  • Digital ASIC: Flexible Coding and Decoding for Wireless Personal Area Networks
  • Elektronikkonstruktion-lup-obsolete
  • Digital ASIC-lup-obsolete
  • Telecommunication Theory-lup-obsolete
  • ISSN: 1549-8328

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen