Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

A digitally controlled PLL for digital SOCs

  • Thomas Olsson
  • Peter Nilsson
Publiceringsår: 2003
Språk: Engelska
Sidor: 437-440
Publikation/Tidskrift/Serie: Proceedings - IEEE International Symposium on Circuits and Systems
Volym: 5
Dokumenttyp: Konferensbidrag
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


A fully integrated digitally controlled PLL used as a clock multiplying circuit is designed and fabricated. The PLL has no off-chip components and it is made from standard cells found in most digital standard cell libraries. It is therefore portable between processes as an IP-block. Using a 0.35 μm standard CMOS process and a 3.0 V supply, the PLL has a frequency range of 152 MHz to 366 MHz and occupies an on-chip area of about 0.07 mm2. In addition, the next version of this all-digital PLL is described in synthesizable VHDL-code, which simplifies digital system simulation and change of process. A new time-to-digital converter with simulated resolution of 250 ps is made for the next PLL.


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • Digital systems


Proceedings of the 2003 IEEE International Symposium on Circuits and Systems
  • Elektronikkonstruktion-lup-obsolete
  • ISSN: 0271-4310
  • ISSN: 2158-1525

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen