Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

A 10-bit 500-MS/s 124-mW subranging folding ADC in 0.13 μm CMOS

  • Cheng Chen
  • Jiren Yuan
Publiceringsår: 2007
Språk: Engelska
Sidor: 1709-1712
Publikation/Tidskrift/Serie: Proceedings - IEEE International Symposium on Circuits and Systems
Dokumenttyp: Konferensbidrag
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


A 10-bit two-step subranging folding analog-to-digital converter (ADC) that converts signal at 500 MSample/s is presented. Using dual-channel preprocessing blocks with distributed sample-and-hold circuits and two-stage amplifiers in which auto-zero calibration technique is employed, the proposed 10-bit ADC has a wide input bandwidth (>250MHz). The ADC consumes 124mW from a 1.2V power supply. The performance is verified by Sepctre simulation in a digital 0.13μm CMOS process. The chip occupies an active area of 0.54mm2. © 2007 IEEE.


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • Preprocessing blocks
  • Auto-zero calibration
  • Wide input bandwidth
  • Sepctre simulation


2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007
  • ISSN: 0271-4310
  • ISSN: 2158-1525

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen