Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

A 3.3v low-jitter frequency Synthesizer applied to fast Ethernet transceiver

Författare

  • Ping Lu
  • Yan Wang
  • Lian Li
  • Junyan Ren

Summary, in English

A frequency synthesizer applied to a 10/100Base-T ethernet transceiver is described. It can work adaptively in either a 10Mbps or 100Mbps mode and convert freely from on mode to another. Cascode current sources and differential delay cells are adopted to guarantee good performance. The circuit meets the requirements of both transmitter on rising/falling time and receiver on CDR so that additional power and area are saved. Under some testing circumstance, rms jitter is only 22ps (with reference jitter of 25ps). The testing results prove that the frequency synthesizer has good processing stability and rejection to various noise. It works well for both transmitters and receivers. The circuit is designed with SMIC 0.35um standard CMOS technology and a power supply of 3.3v.

Publiceringsår

2005

Språk

Kinesiska

Sidor

1641-1645

Publikation/Tidskrift/Serie

Journal of Semiconductors

Volym

26

Issue

8

Dokumenttyp

Artikel i tidskrift

Förlag

IOS Press

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • Ethernet frequency synthesizer clock jitter

Status

Published

ISBN/ISSN/Övrigt

  • ISSN: 1674-4926