A hybrid interconnect network-on-chip and a transaction level modeling approach for reconfigurable computing
Förlag: IEEE Press
This paper presents a hybrid interconnect network consisting of a local network with dedicated wires and a global hierarchical network. A distributed memory approach enables the possibility to use generic memory banks as routing buffers, simplifies the implementation and reduces the area requirements of routers. A SystemC simulation environment (SCENIC) has been developed to simulate and instrument models, and to setup different topologies and scenarios. Modules are designed as transaction level models to improve design time and simulation speed.
- Electrical Engineering, Electronic Engineering, Information Engineering
IEEE International Symposium on Electronic Design, Test & Applications (DELTA)
- Digital ASIC
"©2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE."
- ISBN: 978-0-7695-3110-6