Du är här

Xilinx Virtex II Pro implementation of a reconfigurable UMTS digital channel filter

Författare:
Publiceringsår: 2004
Språk: Engelska
Sidor: 77-82
Dokumenttyp: Konferensbidrag

Sammanfattning

A reconfigurable digital root raised cosine (RRC) filter for a UMTS terrestrial radio access (UTRA) mobile terminal receiver is implemented on a Xilinx Vitrex II Pro Field Programmable Gate Array (FPGA). The filter employs a finite impulse response (FIR) and monitors in-band and out-of-band received signal powers and calculates the appropriate filter length that meets the bit-energy to interference ratio (Eb/No) of the system. The results presented are for the time division duplex (TDD) mode of UTRA.

Disputation

Nyckelord

  • Technology and Engineering

Övriga

IEEE International Workshop on Electronic Design, Test and Applications (DELTA)
2004-01-28/2004-01-30
Perth, Australia
Published
Yes
"©2004 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE."
  • ISBN: 0-7695-2081-2

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

 

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen