Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

A sign-bit auto-correlation architecture for fractional frequency offset estimation in OFDM

In English

Författare

Summary, in English

This paper presents an architecture of an auto-correlator for Orthogonal Frequency Division Multiplexing systems. The received signal is quantized to only the sign-bit, which dramatically simplifies the frequency offset estimation. Hardware cost is reduced under the assumption that synchronization during acquisition does not have to be very accurate, but sufficient for coarse estimation. The architecture is synthesized towards a 65nm low-leakage high threshold standard cell CMOS library. The proposed architecture results in area reduction of 93% if compared to typical 8-bit implementation. The area occupied by the architecture is 0.063mm^2. The architecture is evaluated for WLAN, LTE and DVB-H. Power simulations for DVB-H transmission shows a power consumption of 4.8uW per symbol.

Publiceringsår

2010

Språk

Engelska

Sidor

3765-3768

Dokumenttyp

Konferensbidrag

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • frequency offset
  • DVB-H
  • WLAN
  • Sign-Bit
  • OFDM
  • LTE

Conference name

IEEE International Symposium on Circuits and Systems (ISCAS), 2010

Conference date

2010-05-30 - 2010-06-02

Conference place

Paris, France

Status

Published

Projekt

  • Radiosystem: Multibase (EU, VÖ/OE)

Forskningsgrupp

  • Elektronikkonstruktion
  • Digital ASIC