Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Hardware architecture for matrix factorization in MIMO receivers

In English

Författare

  • Barbara Cerato
  • Guido Masera
  • Peter Nilsson

Summary, in English

This paper presents the hardware realization of the factorization algorithm required in a MIMO OFDM receiver to make the detection and decoding a non-orthogonal space-time code. Requirements of a real scenario represented by the standard IEEE 802.11n for WLAN have been analyzed and exploited to draw out the specifications of the proposed implementation. A very high throughput hardware realization has been obtained able to factorize 128 8x8 real channel matrices during the channel updating period of 28 &3956;s, with a final throughput of 4,63 millions of matrices processed per second. Synthesis results on both 0.13 &3956;m CMOS standard cell technology and FPGA compare favourably to previous implementations.

Publiceringsår

2007

Språk

Engelska

Sidor

196-199

Publikation/Tidskrift/Serie

Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI

Dokumenttyp

Konferensbidrag

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

17th ACM Great Lakes Symposium on VLSI (GLSVLSI), 2007

Conference date

2007-03-11 - 2007-03-13

Conference place

Stresa - Lago Maggiore, Italy

Status

Published

Forskningsgrupp

  • Elektronikkonstruktion

ISBN/ISSN/Övrigt

  • ISBN: 978-1-59593-605-9