Du är här

Access Time Analysis for IEEE P1687

Författare:
Publiceringsår: 2012
Språk: Engelska
Sidor: 1459-1472
Publikation/Tidskrift/Serie: I.E.E.E. transactions on computers (Print)
Volym: 61
Nummer: 10
Dokumenttyp: Artikel

Sammanfattning

The IEEE P1687 (IJTAG) standard proposal aims at providing a standardized interface between the IEEE Standard 1149.1 test access port (TAP) and on-chip embedded test, debug and monitoring logic (instruments), such as scan-chains and temperature sensors. A key feature in P1687 is to include Segment Insertion Bits (SIBs) in the scan-path to allow flexibility both in designing the instrument access network and in scheduling the access to instruments. This paper presents algorithms to compute the overall access time (OAT) for a given P1687 network. The algorithms are based on analysis for flat and hierarchical network architectures, considering two access schedules, i.e. concurrent schedule and sequential schedule. In the analysis, two types of overhead are identified, i.e. network configuration data overhead and JTAG protocol overhead. The algorithms are implemented and employed in a parametric analysis and in experiments on realistic industrial designs.

Disputation

Nyckelord

  • Technology and Engineering

Övriga

Published
Yes
  • Digital ASIC
  • ISSN: 0018-9340

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

 

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen