Meny

Du är här

Combined Test Data Compression and Abort-on-Fail Test

Författare:
Publiceringsår: 2006
Språk: Engelska
Sidor: 137-140
Dokumenttyp: Konferensbidrag
Förlag: IEEE Computer Society Press

Sammanfattning

The increasing test data volume needed for the testing of System-on-Chips (SOCs) leads to high Automatic Test Equipment (ATE) memory requirement and long test application times. Scheduling techniques where testing can be terminated as soon as a fault appears (abort-on-fail) as well as efficient compression schemes to reduce the ATE memory requirement have been proposed separately. Previous test data compression architectures often make use of Multiple Input Signature Response Analyzers (MISRs) for response compression. Therefore, abort-on-fail testing and diagnostic capabilities are limited. In this paper, we propose an SOC test architecture that (1) allows test data compression, (2) where clock cycle based as well as patternbased abort-on-fail testing are allowed and (3) diagnostic capabilities are not reduced. We have performed experiments on ISCAS designs.

Disputation

Nyckelord

  • Technology and Engineering
  • testing
  • test data
  • compression
  • abort-on-fail

Övriga

NORCHIP
2006-11-20/2006-11-21
Linköping, Sweden
Published
Yes
  • ISBN: 1-4244-0772-9

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen