A 2.7GHz divider-less all digital phase-locked loop with 625Hz frequency resolution in 90nm CMOS

Summary, in English

A divider-less all digital phase locked loop (ADPLL) with a high frequency resolution is implemented. All blocks excluding digitally controlled oscillator (DCO) and time to digital converter (TDC) are realized in standard digital design which consumes less power. The DCO core adopts an improved source-varactor LC resonant tank to achieve a 20KHz frequency resolution. With the help of an additional ΔΣ modulator, the final frequency resolution is 625Hz. This work is simulated in 90nm CMOS process technology and consumes 7.6mW (DCO occupies 97.4%) under the power supply of 1.2V.

• Författare: Mohammed Abdulaziz; Muhammed Shakir; Ping Lu; Pietro Andreani
• Avdelning/ar: Institutionen för elektro- och informationsteknik; ELLIIT: the Linköping-Lund initiative on IT and mobile communication
• Publiceringsår: 2011
• Språk: Engelska
• Publikation/Tidskrift/Serie: [Host publication title missing]
• Länkar: http://dx.doi.org/10.1109/NORCHP.2011.6126743
• Dokumenttyp: Konferensbidrag
• Ämne: Electrical Engineering, Electronic Engineering, Information Engineering
• Nyckelord: voltage 1.2 V; time to digital converter; standard digital design; source-varactor LC resonant tank; size 90 nm; power 7.6 mW; high frequency resolution; frequency 625 GHz; frequency 20 kHz; frequency 2.7 GHz; divider-less all digital phase-locked loop; digitally controlled oscillator; delta sigma modulator; CMOS process technology
• Conference name: 29th Norchip conference, 2011
• Conference date: 2011-11-14 - 2011-11-15
• Conference place: Lund, Sweden
• Status: Published
• Forskningsgrupp: Analog RF
• ISBN/ISSN/Övrigt: ISBN: 978-1-4577-0514-4