Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

A 2.7GHz divider-less all digital phase-locked loop with 625Hz frequency resolution in 90nm CMOS

Publiceringsår: 2011
Språk: Engelska
Sidor: 4
Dokumenttyp: Konferensbidrag


A divider-less all digital phase locked loop (ADPLL) with a high frequency resolution is implemented. All blocks excluding digitally controlled oscillator (DCO) and time to digital converter (TDC) are realized in standard digital design which consumes less power. The DCO core adopts an improved source-varactor LC resonant tank to achieve a 20KHz frequency resolution. With the help of an additional ΔΣ modulator, the final frequency resolution is 625Hz. This work is simulated in 90nm CMOS process technology and consumes 7.6mW (DCO occupies 97.4%) under the power supply of 1.2V.



  • Technology and Engineering
  • voltage 1.2 V
  • time to digital converter
  • standard digital design
  • source-varactor LC resonant tank
  • size 90 nm
  • power 7.6 mW
  • high frequency resolution
  • frequency 625 GHz
  • frequency 20 kHz
  • frequency 2.7 GHz
  • divider-less all digital phase-locked loop
  • digitally controlled oscillator
  • delta sigma modulator
  • CMOS process technology


14-15 Nov. 2011
Lund, Sweden
  • Analog RF
  • ISBN: 978-1-4577-0514-4

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen