Du är här

Power optimization of a reconfigurable FIR-filter

Författare:
Publiceringsår: 2004
Språk: Engelska
Sidor: 321-324
Publikation/Tidskrift/Serie: 2004 IEEE Workshop on Signal Processing Systems Design and Implementation
Dokumenttyp: Konferensbidrag
Förlag: IEEE

Sammanfattning

This paper describes power optimization techniques applied to a reconfigurable digital finite impulse response (FIR) filter used in a Universal Mobile Telephone Service (UMTS) mobile terminal. Various methods of optimization for implementation were combined to achieve low cost in terms of power consumption. Each optimization method is described in detail and is applied to the reconfigurable filter. The optimization methods have achieved a 78.8% reduction in complexity for the multipliers in the FIR structure. A comparison of synthesized RTL models of the original and the optimized architectures resulted in a 27% reduction in look-up tables when targeted for the Xilinx Virtex II Pro field programmable gate array (FPGA). An automated method for transformation of coefficient multipliers into bit-shifts is also presented

Disputation

Nyckelord

  • Technology and Engineering
  • field programmable gate array
  • Xilinx Virtex II Pro
  • look-up tables
  • synthesized RTL models
  • power consumption
  • UMTS mobile terminal
  • Universal Mobile Telephone Service
  • digital finite impulse response filter
  • power optimization
  • reconfigurable FIR-filter
  • FPGA
  • coefficient multipliers
  • bit-shifts
  • automated method

Övriga

2004 IEEE Workshop on Signal Processing Systems Design and Implementation
13-15 Oct. 2004
Austin, TX, USA
Published
Yes
  • ISBN: 0-7803-8504-7

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

 

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen