Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Data assignment and access scheduling exploration for multi-layer memory architectures

In English

Författare

  • Radoslaw Szymanek
  • Francky Catthoor
  • Krzysztof Kuchcinski

Summary, in English

This paper presents an exploration framework which performs data assignment and access scheduling exploration for applications given a multilayer memory architecture. Our framework uses multiobjective criteria during exploration, such as application execution time, energy, bandwidth, and data size. In order to tackle the complexity of the exploration, it is divided into three phases; Pareto diagram composition, data assignment, and access scheduling. The first phase produces multidimensional Pareto points for our application. After this phase, our framework produces distinct data assignments which are represented as Pareto points in a two dimensional space defined by bandwidth requirements and size requirements. Finally, the scheduling phase finds possibly optimal order of the tasks and performs precise scheduling of the tasks. Three feedbacks paths are present which can be used to iteratively improve exploration results. It is possible to trade off the quality of the results and the algorithm runtime. We have evaluated our framework on a medical image processing application. We have shown that our algorithms can perform exploration of the huge design space in an iterative manner and obtains good Pareto diagram coverage.

Publiceringsår

2004

Språk

Engelska

Sidor

61-66

Publikation/Tidskrift/Serie

Proceedings of the 2004 2nd Workshop on Embedded Systems for Real-Time Multimedia

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Computer Science

Nyckelord

  • Data access ordering
  • Data ssignment
  • Multi-layer memory architectures
  • Pareto-optimal diagram

Conference name

Proceedings of the 2004 2nd Workshop on Embedded Systems for Real-Time Multimedia

Conference date

2004-09-06 - 2004-09-07

Conference place

Stockholm, Sweden

Status

Published

ISBN/ISSN/Övrigt

  • ISBN: 0780386310