Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Design considerations of a floating-point ADC with embedded S/H

In English

Författare

  • Johan Piper
  • Jiren Yuan

Summary, in English

This paper presents the implementation and test results of a 10+5 bit 50 MS/s floating-point ADC, along with the design considerations. The combination of resistive weighting with identical chopped gain stages proved successful in gain, delay and offset matching. It demonstrated that the input referred thermal noise of the gain stages needs to aim for 15 bits, while the rest of the requirements such as channel matching (gain, delay, offset) and settling time need only 10 bits. The channel selecting logic has a serious impact on the ADC distortion, especially at high frequencies. For this reason, a robust channel selecting logic is suggested

Publiceringsår

2005

Språk

Engelska

Sidor

6166-6169

Publikation/Tidskrift/Serie

IEEE International Symposium on Circuits and Systems (ISCAS)

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • resistive weighting
  • chopped gain stages
  • input referred thermal noise
  • channel matching
  • ADC distortion
  • settling time
  • delay
  • floating-point ADC
  • embedded S/H
  • offset matching
  • robust channel selecting logic

Conference name

IEEE International Symposium on Circuits and Systems (ISCAS), 2005

Conference date

2005-05-23 - 2005-05-26

Conference place

Kobe, Japan

Status

Published

ISBN/ISSN/Övrigt

  • ISBN: 0-7803-8834-8