Meny

Du är här

Design considerations of a floating-point ADC with embedded S/H

Författare:
Publiceringsår: 2005
Språk: Engelska
Sidor: 6166-6169
Publikation/Tidskrift/Serie: IEEE International Symposium on Circuits and Systems (ISCAS)
Dokumenttyp: Konferensbidrag
Förlag: IEEE Press

Sammanfattning

This paper presents the implementation and test results of a 10+5 bit 50 MS/s floating-point ADC, along with the design considerations. The combination of resistive weighting with identical chopped gain stages proved successful in gain, delay and offset matching. It demonstrated that the input referred thermal noise of the gain stages needs to aim for 15 bits, while the rest of the requirements such as channel matching (gain, delay, offset) and settling time need only 10 bits. The channel selecting logic has a serious impact on the ADC distortion, especially at high frequencies. For this reason, a robust channel selecting logic is suggested

Disputation

Nyckelord

  • Technology and Engineering
  • resistive weighting
  • chopped gain stages
  • input referred thermal noise
  • channel matching
  • ADC distortion
  • settling time
  • delay
  • floating-point ADC
  • embedded S/H
  • offset matching
  • robust channel selecting logic

Övriga

IEEE International Symposium on Circuits and Systems (ISCAS)
2005-05-23/2005-03-26
Kobe, Japan
Published
Yes
  • ISBN: 0-7803-8834-8

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen