Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Benchmarking of Standard-Cell Based Memories in the sub-VT Domain in 65-nm CMOS Technology

In English

Författare

Summary, in English

In this paper, standard-cell based memories (SCMs)are proposed as an alternative to full-custom sub-VT SRAM macros for ultra-low-power systems requiring small memory blocks. The energy per memory access as well as the maximum achievable throughput in the sub-VT domain of various SCM architectures are evaluated by means of a gate-level sub-VT characterization model, building on data extracted from fully placed,

routed, and back-annotated netlists. The reliable operation at the energy-minimum voltage of the various SCM architectures in a 65-nm CMOS technology considering within-die process parameter variations is demonstrated by means of Monte Carlo circuit simulation. Finally, the energy per memory access, the achievable throughput, and the area of the best SCM architecture are compared to recent sub-VT SRAM designs.

Publiceringsår

2011

Språk

Engelska

Sidor

173-182

Publikation/Tidskrift/Serie

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Volym

1

Issue

2

Dokumenttyp

Artikel i tidskrift

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • reliability
  • process parameter variations
  • sub-VT operation
  • Embedded memory
  • flip-flop array
  • latch array
  • low-power

Status

Published

Forskningsgrupp

  • Digital ASIC
  • Elektronikkonstruktion

ISBN/ISSN/Övrigt

  • ISSN: 2156-3365