Access Time Minimization in IEEE 1687 Networks

Summary, in English

IEEE 1687 enables flexible access to the embedded (on-chip) instruments that are needed for post-silicon validation, debugging, wafer sort, package test, burn-in, printed circuit board bring-up, printed circuit board assembly manufacturing test, power-on self-test, and in-field test. At any of these scenarios, the instruments are accessed differently, and at a given scenario the instruments are accessed differently over time. It means the IEEE 1687 network needs to be frequently reconfigured from accessing one set of instruments to accessing a different set of instruments. Due to the need of frequent reconfiguration of the IEEE 1687 network it is important to (1) minimize the run-time for the algorithm finding the new reconfiguration, and (2) generate scan vectors with minimized access time. In this paper we model the reconfiguration problem using Boolean Satisfiability Problem (SAT). Compared to previous works we show significant reduction in run-time and we ensure minimal access time for the generated scan vectors.

• Författare: René Krenz-Baath; Farrokh Ghani Zadegan; Erik Larsson
• Avdelning/ar: Institutionen för elektro- och informationsteknik; LTH Ingenjörshögskolan vid Campus Helsingborg
• Publiceringsår: 2015
• Språk: Engelska
• Sidor: 1-10
• Publikation/Tidskrift/Serie: [Host publication title missing]
• Fulltext: - 728 kB; Download statistics
• Länkar: http://dx.doi.org/10.1109/TEST.2015.7342408
• Dokumenttyp: Konferensbidrag
• Förlag: IEEE - Institute of Electrical and Electronics Engineers Inc.
• Ämne: Electrical Engineering, Electronic Engineering, Information Engineering
• Nyckelord: IEEE Std. 1687; retargeting; upper bound calculation; access time minimization
• Conference name: International Test Conference (ITC15)
• Conference date: 2015-10-06 - 2015-10-08
• Status: Published
• ISBN/ISSN/Övrigt: ISBN: 978-1-4673-6578-9