Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

A simulation model for embedding the transistor bias

In English

Författare

  • Johan Piper
  • Jiren Yuan

Summary, in English

A simulation model for embedding the bias of a transistor is presented. The model exploits the simulator equilibrium point calculation to set the bias point of the transistor. The model uses negative feedback to set the bias point according to what the designer desires. When the simulator goes into its main analyses, the negative feedback is broken and embedded bias sources are added. This way it is possible to test an amplifier design before implementing the bias circuits. The model is technology independent and can be used on any kind of transistor

Publiceringsår

2004

Språk

Engelska

Sidor

222-224

Publikation/Tidskrift/Serie

[Host publication title missing]

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • negative feedback
  • amplifier design
  • transistor bias point simulation model
  • embedded bias sources
  • simulator equilibrium point calculation
  • transistor bias embedding

Conference name

22nd Norchip Conference, 2004

Conference date

2004-11-08 - 2004-11-09

Conference place

Oslo, Norway

Status

Published

ISBN/ISSN/Övrigt

  • ISBN: 0-7803-8510-1