Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Self-aligned, gate-last process for vertical InAs nanowire MOSFETs on Si

In English

Författare

Summary, in English

In this work, we present a novel self-aligned gate-last fabrication process for vertical nanowire metal-oxide-semiconductor field-effect transistors. The fabrication method allows for exposure dose-defined gate lengths and a local diameter reduction of the intrinsic channel segment, while maintaining thicker highly doped access regions. Using this process, InAs nanowire transistors combining good on-and off-performance are fabricated demonstrating Q = gm,max/SS = 8.2, which is higher than any previously reported vertical nanowire MOSFET.

Publiceringsår

2016-02-16

Språk

Engelska

Publikation/Tidskrift/Serie

Technical Digest - International Electron Devices Meeting, IEDM

Volym

2016-February

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

61st IEEE International Electron Devices Meeting, IEDM 2015

Conference date

2015-12-07 - 2015-12-09

Conference place

Washington, United States

Status

Published

ISBN/ISSN/Övrigt

  • ISBN: 9781467398930