Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

On Hardware Implementation of Radix 3 and Radix 5 FFT Kernels for LTE systems

  • Johan Löfgren
  • Peter Nilsson
Publiceringsår: 2011
Språk: Engelska
Publikation/Tidskrift/Serie: [Host publication title missing]
Dokumenttyp: Konferensbidrag


Abstract in Undetermined

This paper treats the hardware architecture and

implementation of mixed radix FFTs with cores of radix 3 and

radix 5 in addition to the standard radix 2 core. The implementation

flow graphs of the higher radix cores are presented

together with a description of how these cores afTect a pipelined

FFT implementation. It is shown that the mixed radix FFT is

more expensive than the radix 2 implementation - a mixed radix

FFT of 1200 points require 36 real multipliers in a pipelined

implementation whereas a 2048 radix 2 FFT needs 30 real

multipliers. However, half of the multipliers in the mixed radix

case can be constant. Therefore it is still feasible to use the mixed

radix FFT if an algorithm calls for it.


  • Electrical Engineering, Electronic Engineering, Information Engineering


29th Norchip conference, 2011
  • ISBN: 978-1-4577-0514-4

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen