Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

Accelerating signal processing algorithms in digital holography using an FPGA platform

Publiceringsår: 2003
Språk: Engelska
Sidor: 387-390
Publikation/Tidskrift/Serie: Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT)
Dokumenttyp: Konferensbidrag
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


This paper describes the implementation of a custom DSP system to accelerate image processing algorithms used in the field of digital holography. The system, implemented on an FPGA platform, is intended for real-time reconstruction of images captured on a large image sensor. Due to the large amount of processing information, it is not possible to perform a HDL simulation of a complete image reconstruction in reasonable time. Instead, a reconfigurable solution is being used for full scale image reconstruction, exhaustive testing of the functionality and for connecting the accelerator to external components, i.e. the image sensor, monitor output device and high-speed memory banks


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • hardware description language
  • HDL simulation
  • real-time image reconstruction
  • digital holography
  • FPGA platform
  • accelerate image processing algorithms
  • DSP system
  • digital signal processing
  • image sensor
  • field programmable gate arrays
  • external components


IEEE International Conference on Field-Programmable Technology (FPT)
  • ISBN: 0-7803-8320-6

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen