Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

An OFDM Timing Synchronization ASIC

Publiceringsår: 2000
Språk: Engelska
Sidor: 324-327
Publikation/Tidskrift/Serie: The 7th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2000.
Volym: 1
Dokumenttyp: Konferensbidrag


In this paper an OFDM timing synchronization ASIC is presented. The proposed synchronization unit can be used in any OFDM system. The algorithm is based on the correlation introduced by the cyclic prefix, which is exploited in the time domain where the time offset is estimated. Although the algorithm is too complex to be implemented on today's most powerful standard DSP, a hardware architecture that is optimized for the algorithm is implemented with moderate complexity. The unit contains 32 kbit RAM and 3000 gates. At the sample rate of 25 Msamples/s the power consumption is 16 mW, which is small for such a complex algorithm


  • Electrical Engineering, Electronic Engineering, Information Engineering


7th IEEE International Conference on Electronics, Circuits and Systems (ICECS’2K)
  • Elektronikkonstruktion-lup-obsolete
  • ISBN: 0-7803-6542-9

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen