Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

Area and power efficient trellis computational blocks in 0.13μm CMOS

Publiceringsår: 2005
Språk: Engelska
Sidor: 344-347
Publikation/Tidskrift/Serie: IEEE International Symposium on Circuits and Systems (ISCAS)
Dokumenttyp: Konferensbidrag
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


Improved add-compare-select and branch metric units are presented to reduce the complexity in the implementation of trellis-based decoding architectures. These units use a complementary property of the best rate 1/2 convolutional codes to reduce both area requirements and power consumption in a silicon implementation with no loss in decoding performance. For a 0.13μm CMOS process, synthesized computational blocks for decoders that can process codes from memory 2 up to 7 show up to 17% savings in both cell area and power consumption


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • rate 1/2 convolutional codes
  • complementary property
  • trellis-based decoding architectures
  • reduced complexity
  • trellis computational blocks
  • cell area
  • CMOS process
  • branch metric unit
  • add-compare-select unit
  • 0.13 micron
  • power consumption
  • silicon implementation


IEEE International Symposium on Circuits and Systems (ISCAS), 2005
  • Elektronikkonstruktion-lup-obsolete
  • ISBN: 0-7803-8834-8

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen